SCHS300B - APRIL 2000 - REVISED MARCH 2003

- Inputs Are TTL-Voltage Compatible
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable

description/ordering information

The 'ACT163 devices are 4-bit binary counters. These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops

CD54ACT163 F PACKAGE CD74ACT163 E OR M PACKAGE (TOP VIEW)								
CLR (CLK (A (B (C (ENP (GND (16 15 14 13 12 11 10 9	V _{CC} RCO Q _A Q _B Q _C Q _D ENT LOAD					

clocked simultaneously so that the outputs change, coincident with each other, when instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes normally associated with synchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.

The counters are fully programmable; that is, they can be preset to any number between 0 and 9 or 15. Presetting is synchronous; therefore, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.

The clear function is synchronous. A low level at the clear $(\overline{\text{CLR}})$ input sets all four of the flip-flop outputs low after the next low-to-high transition of CLK, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to $\overline{\text{CLR}}$ to synchronously clear the counter to 0000 (LLLL).

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. ENP, ENT, and a ripple-carry output (RCO) are instrumental in accomplishing this function. Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a high-level pulse while the count is maximum (9 or 15, with Q_A high). This high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.

These devices feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or LOAD) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.

Τ _Α	PAC	KAGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – E	Tube	CD74ACT163E	CD74ACT163E
–55°C to 125°C	SOIC – M	Tube	CD74ACT163M	ACT163M
-55 C 10 125 C	30IC - M	Tape and reel	CD74ACT163M96	ACTIOSIM
	CDIP – F	Tube	CD54ACT163F3A	CD54ACT163F3A

ORDERING INFORMATION



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SCHS300B - APRIL 2000 - REVISED MARCH 2003


	FUNCTION TABLE									
		IN	IPUTS			OUT	PUTS	FUNCTION		
CLR	CLK	ENP	ENT	LOAD	A,B,C,D	Qn	RCO	FUNCTION		
L	\uparrow	Х	Х	Х	Х	L	L	Reset (clear)		
h	\uparrow	Х	Х	I	I	L	L	Parallel load		
h	\uparrow	Х	Х	Ι	h	Н	Note 1	Farallerioau		
h	\uparrow	h	h	h	Х	Count	Note 1	Count		
h	Х	I	Х	h	Х	q _n	Note 1	Inhibit		
h	Х	Х	1	h	Х	q _n	L			

H = high level, L = low level, X = don't care, h = high level one setup time prior to the CLK low-to-high transition, I = low level one setup time prior to the CLK low-to-high transition, q = the state of the referenced output prior to the CLK low-to-high transition, and \uparrow = CLK low-to-high transition.

NOTE 1: The RCO output is high when ENT is high and the counter is at terminal count (HHHH).



SCHS300B - APRIL 2000 - REVISED MARCH 2003




logic diagram (positive logic)

[†] For simplicity, routing of complementary signals LD and CK is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.




SCHS300B - APRIL 2000 - REVISED MARCH 2003

logic symbol, each D/T flip-flop



logic diagram, each D/T flip-flop (positive logic)



[†] The origins of $\overline{\text{LD}}$ and $\overline{\text{CK}}$ are shown in the logic diagram of the overall device.




SCHS300B - APRIL 2000 - REVISED MARCH 2003

typical clear, preset, count, and inhibit sequence

The following sequence is illustrated below:

- 1. Clear outputs to zero (synchronous)
- 2. Preset to binary 12
- 3. Count to 13, 14, 15, 0, 1, and 2
- 4. Inhibit





SCHS300B - APRIL 2000 - REVISED MARCH 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 6 V
Input clamp current, I_{IK} (V ₁ < 0 or V ₁ > V _{CC}) (see Note 2)	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC}) (see Note 2)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): E package	67°C/W
M package	73°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

		T _A = 25°C -55°C to 125°C			–40°C to 85°C		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	
VCC	Supply voltage	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		2		V
VIL	Low-level input voltage		0.8		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	0	VCC	V
Vo	Output voltage	0	VCC	0	VCC	0	VCC	V
ЮН	High-level output current		-24		-24		-24	mA
IOL	Low-level output current		24		24		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10		10	ns

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCHS300B - APRIL 2000 - REVISED MARCH 2003

PARAMETER	TEST CONDITIONS		Vcc	T _A = 25°C		–55°C to 125°C		-40°C to 85°C		UNIT
				MIN	MAX	MIN	MAX	MIN	O.1 0.1 0.44 - 1.65 ±1 80 2.8	
VOH		I _{OH} = -50 μA	4.5 V	4.4		4.4		4.4		
		I _{OH} = -24 mA	4.5 V	3.94		3.7		3.8		v
VOH	$V_{I} = V_{IH} \text{ or } V_{IL}$	I _{OH} = -50 mA†	5.5 V	-		3.85		-		v
		I _{OH} = -75 mA [†]	5.5 V	-		_		3.85		
		I _{OL} = 50 μA	4.5 V		0.1		0.1		0.1	
Voi		I _{OL} = 24 mA	4.5 V		0.36		0.5		0.44	
VOL	$V_{I} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V		-		1.65		-	V
V _{OL}		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V		-		-		1.65	
l	$V_I = V_{CC} \text{ or } GND$		5.5 V		±0.1		±1		±1	μA
ICC	$V_I = V_{CC}$ or GND,	IO = 0	5.5 V		8		160		80	μA
∆ICC‡	V _I = V _{CC} –2.1 V		4.5 V to 5.5 V		2.4		3		2.8	mA
Ci					10		10		10	pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50- Ω transmission-line drive capability at 85°C and 75- Ω transmission-line drive capability at 125°C.

‡ Additional quiescent supply current per input pin, TTL inputs high, 1 unit load

ACT INPUT LOAD TABLE

INPUT	UNIT LOAD
A, B, C, or D	0.13
CLK	1
CLR, ENT	0.83
LOAD	0.67
ENP	0.5

Unit Load is ΔI_{CC} limit specified in electrical characteristics table (e.g., 2.4 mA at 25°C).

timing requirements over recommended operating conditions (unless otherwise noted)

			–55°C to 125°C		–40° 85°	UNIT	
			MIN MAX MIN MAX				
fclock	Clock frequency	_		80		91	MHz
tw	Pulse duration	CLK high or low	6.2		5.4		ns
	Setup time, before CLK↑	A, B, C, or D	5		4.4		ns
+		ENP or ENT	6		5.3		
ⁱ su		LOAD low	7.5		6.6		
t _w Pulse du t _{su} Setup tir		CLR inactive	7.5		6.6		
	Hold time, after CLK↑	A, B, C, or D	0		0		ns
4		ENP or ENT	0		0		
чh		LOAD low	0		0		
		CLR inactive	0		0		



SCHS300B - APRIL 2000 - REVISED MARCH 2003

switching characteristics over recommended operating conditions, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	–55°C to 125°C		–40°C to 85°C		UNIT
			MIN	MAX	MIN	MAX	
fmax			80		91		MHz
	CLK	RCO	4.2	16.7	4.3	15.2	
^t pd	CER	Any Q	4.1	16.5	4.2	15	ns
	ENT	RCO	2.7	10.8	2.8	9.8	

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	66	pF




SCHS300B - APRIL 2000 - REVISED MARCH 2003



PARAMETER MEASUREMENT INFORMATION

- Waveform 2 is for an output with internal conditions such that the output is how except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns. Phase relationships between waveforms are arbitrary.
- D. For clock inputs, $f_{\mbox{max}}$ is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. tPLH and tPHL are the same as tpd.
- G. tpzL and tpzH are the same as ten.
- H. tpLz and tpHz are the same as tdis.
- I. All parameters and waveforms are not applicable to all devices.





J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MPDI002C - JANUARY 1995 - REVISED DECEMBER 20002

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

/д.

B. This drawing is subject to change without notice.

/C Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.




MECHANICAL DATA

MSOI002B - JANUARY 1995 - REVISED SEPTEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**) 8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated